10M08SCE144C8G

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   brenda@hongda-ic.com

1. Feature

    1. Dual configuration flash memory for internal storage

    2. User Flash

    3. Immediate support

    4. Integrated analog-to-digital converter (ADC)

    5. Single-chip Nios II soft-core processor support

2. Clocks and Phase Locked Loops

MAX 10 devices provide the following resources: a global clock (GCLK) network and a phase-locked loop (PLL) with a 116-MHz built-in oscillator. MAX 10 devices support up to 20 global clock (GCLK) networks operating at frequencies up to 450 MHz. The GCLK network has high drive strength and low skew. The PLL provides robust clock management and synthesis for device clock management, external system clock management, and I/O interface clocking.

3. High Precision and Low Jitter PLL Features

    1. Reduce the number of oscillators required on the board

    2. Reduce device clock pins through multi-clock frequency synthesis Single reference clock source

    3. Frequency synthesis

    4. On-chip clock correction

    5. Jitter attenuation

    6. Dynamic Phase Shift

    7. Zero Delay Buffer

    8. Counter reconfiguration

    9. Bandwidth reconfiguration

  10. Programmable output duty cycle

  11. PLL cascade

  12. Reference clock switching 

  13. ADC module driver

4. External memory interface

Dual-supply Intel MAX 10 devices feature an external memory interface solution, Use the I/O elements on the right side of the device with UniPHY IP. Using this solution, you can create an external memory interface to 16-bit SDRAM Components with Error Correction Coding (ECC). External memory interface feature is only available on dual power Intel MAX 10 equipment.

5. FPGA General Purpose I/O

MAX 10 I/O buffers support a range of programmable features. These features increase the flexibility of I/O usage and provide an alternative Reduce the use of external discrete components such as pull up resistors and PCI clamp diode. internal external memory

6. Embedded multiplier and digital signal processing support

MAX 10 devices support up to 144 embedded multiplier blocks. Each block supports one 18 × 18-bit multiplier or two independent 9 × 9-bit multipliers. Combined with the on-chip resources and external interfaces in Intel MAX 10 devices, high-performance, low-system-cost, and low-power DSP systems can be built. Energy consumption. You can use the Intel MAX 10 device alone or as a DSP device coprocessor to improve the price/performance ratio of a DSP system. 

7. Control the operation of the embedded multiplier block

    1. Parameterize related IP cores using the Intel Quartus Prime parameter editor

    2. Infer multipliers directly using VHDL or Verilog HDL System design features available for MAX 10 devices

    3. DSP IP cores:

        - Common DSP processing functions such as Finite Impulse Response (FIR), fast Fourier Transform (FFT) and Numerically Controlled Oscillator (NCO) functions

        - A set of commonly used video and image processing functions

    4. Complete reference designs for end market applications

    5. DSP Builder for Intel FPGA Interface Tool between Intel Quartus Prime Software and MathWorks Simulink and MATLAB design environments

    6. DSP Development Kit

8. Embedded memory block

The embedded memory structure consists of columns of M9K memory blocks. per M9K The memory block of MAX 10 devices provides 9 Kb of on-chip memory capable of Operating frequency up to 284 MHz. Embedded memory structure consists of M9K Memory block column. Each M9K memory block in MAX 10 devices provides 9 Kb of on-chip memory. You can cascade memory blocks to form wider or deeper logical structure. You can configure M9K memory blocks as RAM, FIFO buffer, or ROM. Intel MAX 10 device memory blocks are optimized for applications such as high Throughput Packet Processing, Embedded Processor Programs, and Embedded Data storage.