Can ship immediately
Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us: brenda@hongda-ic.com
1. Describe
XC4010E-2PC84C series equipment adopts conventional,Flexible, programmable configurable logic architecture Blocks (CLB), interconnected through a strong hierarchy General routing resources and surrounded by surroundings Programmable input/output block (IOB). they have Generous routing resources to accommodate the most Complex interconnection patterns. Customize the device by loading configuration data Enter the internal storage unit. FPGA can take the initiative Read its configuration data from external serial or Byte parallel PROM (master mode), or configuration Data can be written to FPGA from an external device (Slave and peripheral mode). XC4000 series FPGAs are powerful and Complex software covering all aspects of design From schematic or behavior input, floor plan, simulation, automatic block layout and interconnect routing, to creation, download and readback Configure the bit stream. Because Xilinx FPGAs can be reprogrammed indefinitely Many times, they can be used for innovative designs The hardware changes dynamically, or the hardware must adapt to different user applications. FPGA is ideal for shortening design and development time It also provides cost-effective solutions for the productivity of more than 5,000 systems per month.
2. Dual-Port RAM
A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write. The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.
3. H Function Generator
In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.
4. IOB Clock Enable
The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.
5. Output Drivers
The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.
6. Take advantage of reconfiguration
The FPGA device can be reconfigured to change the logic function and reside in the system at the same time. This ability makes System designer new degrees of freedom are not available With any other type of logic. The hardware can be changed as easily as the software. design It is easy to update or modify, and can be carried out Products are already in this field. FPGAs can even be dynamically reconfigured to perform different functions at different times. Reconfigurable logic can be used to implement the system Self-diagnosis, creating a system that can be reconfigured for different environments or operations, or implementing multi-purpose hardware for a given application. As An added benefit is that the use of reconfigurable FPGA devices simplifies hardware design and debugging and shortens time to market.
7. Master Parallel Modes
In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs. The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge. The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and micro controllers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory. Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment. Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.
