S9S12G128AMLL

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   brenda@hongda-ic.com

1. Describe

The S9S12G128AMLL family is a family of automotive-optimized 16-bit microcontrollers focused on low cost, high performance and low pin count. This family is designed to interface high-end 8-bit microcontrollers and high-performance 16-bit microcontrollers such as the MC9S12XS family. The MC9S12G family targets general-purpose automotive applications requiring CAN or LIN/J2602 communication. Typical examples of these applications include body controllers, occupant detection, door modules, seat controllers, RKE receivers, smart actuators, lighting modules, and smart junction boxes. The MC9S12G series uses many of the same features found on the MC9S12XS and MC9S12P series, including error correction code (ECC) on flash memory, a fast analog-to-digital converter (ADC), and a frequency-modulated phase-locked loop (IPLL) to improve EMC performance. The MC9S12G family is optimized for smaller program memory down to 16k. To simplify customer use, it has a 4-byte erasable sector size EEPROM. The MC9S12G family offers all the benefits and efficiencies of a 16-bit MCU while maintaining the low cost, power consumption, EMC and code size efficiency benefits currently enjoyed by users of NXP's existing 8- and 16-bit MCU families. Like the MC9S12XS family, the MC9S12G family has 16-bit wide accesses to all peripherals and memory without wait states. The MC9S12G family is available in 100-pin LQFP, 64-pin LQFP, 48-pin LQFP/QFN, 32-pin LQFP, and 20-pin TSSOP package options designed to maximize feature count, especially for lower pin count package. In addition to the I/O ports available in each module, additional I/O ports with interrupt capability are provided, allowing Wake from stop or wait mode.

2. Feature

    1. S12 CPU core

    2. Up to 240 KB on-chip flash with ECC

    3. Up to 4 KB EEPROM with ECC

    4. Up to 11 KB of on-chip SRAM

    5. Phase Locked Loop (IPLL) Frequency Multiplier with Internal Filter

    6. 4–16 MHz amplitude controlled Pierce oscillator

    7. 1 MHz internal RC oscillator

    8. Timer Module (TIM) supports up to 8 channels, provides a range of 16-bit input capture, Output compare, counter and pulse accumulator functions

    9. Pulse Width Modulation (PWM) module with up to eight 8-bit channels

  10. Successive approximation analog-to-digital converters up to 16-channel, 10- or 12-bit resolution (ADC)

  11. Up to two 8-bit digital-to-analog converters (DACs)

  12. Up to one 5V analog comparator (ACMP)

  13. Up to three Serial Peripheral Interface (SPI) modules

  14. Up to three Serial Communication Interface (SCI) modules supporting LIN communication

  15. Up to one Multiple Scalable Controller Area Network (MSCAN) module (supports CAN protocol 2.0A/B)

  16. On-chip voltage regulator (VREG) to regulate input supply and all internal voltages

  17. Autonomous Periodic Interrupt (API)

  18. Precision fixed voltage reference for ADC conversions

  19. Optional reference voltage attenuator module to improve ADC accuracy

3. Pin configuration

4. Module Features

    1. Full 16-bit datapath supports efficient arithmetic operations and high-speed math execution

    2. Includes many single-byte instructions. This allows for more efficient use of ROM space.

    3. Extensive index addressing capabilities, including:

        — use the stack pointer as the index register in all indexing operations

        — Use the program counter as an index register except in auto-increment/decrement mode

        — accumulator offset using A, B, or D accumulators

        — automatic indexing of predecrement, preincrement, postdecrement and postincrement (from –8 to +8)

5. Port integration module

    1. Data registers and data direction registers for ports A, B, C, D, E, T, S, M, P, J, and AD when used as general purpose I/O

    2. Control register to enable/disable pull-up device and select pull-up/pull-down on ports T, S, M, P, J and AD based on each pin

    3. Single control register enables/disables pull devices on ports A, B, C, D and E on each port on the BKGD pin

    4. Control register to enable/disable open-drain (wired OR) mode on ports S and M

    5. Interrupt Flag Registers for Pin Interrupts on Ports P, J and AD

    6. Control registers for configuring IRQ pin operation

    7. Routing registers that support programmable signal redirection only in 20 TSSOP

    8. Routing registers that support programmable signal redirection only in the 100 LQFP package

    9. The factory preset package code register is associated with the package in use and can be written once after reset. Also Include bits for reprogramming API_EXTCLK routing in all packages.

  10. Control register for free-running clock output